

Storage IP for Automotive Applications, a Bottleneck Relief

Cadence Design Systems



TSMC 2017
Open Innovation Platform[®]
Ecosystem Forum



ABSTRACT

Self-driving cars seem to be the next big thing in automotive. There is no doubt that in order to accomplish this complicated technological feat, one would have to acquire a huge amount of information from multiple cameras, RADARs, LiDARs, and proximity sensors. Processors and DSPs handle the huge amounts of data being streamed in, and doing so in real time. “So, where is the bottleneck in the system?” you may ask. Processing power scales very nicely, but storing this information to non-volatile automotive-grade memory is not as trivial as one may think. This information is stored for legal reasons, to be able to analyze the system’s behavior and decision making in case an accident occurs. This raw information is also very useful for debugging the system and improving it by implementing machine learning algorithms. In this presentation, we will review the various existing non-volatile storage solutions, and focus on serial flash variants that provide both the bandwidth and capacity needed, as well as the reliability and ease of use. We will do a deep dive on flash memory sub-systems including performance tradeoffs and the type of interface IPs needed to support such sub-systems. In particular, address the key active safety features that are needed to meet the ASIL-readiness criteria for functional safety.



Storage IP for Automotive Applications, a Bottleneck Relief

Zachi Friedman, Senior Product Marketing Manager
TSMC Open Innovation Platform 2017
Santa Clara, CA
September 2017

cadence®


Automotive Safety and ADAS Evolution



Collision Warning/Avoidance



Pedestrian Detection Warning



Blind Spot Monitor




Autonomous Self Driving

www.tesla.com



Night Vision



Surround View Camera



Parking Assist

2

© 2017 Cadence Design Systems, Inc. All rights reserved.

cadence®

Diversity and Complexity of ADAS Applications

Demands high-performance and flexible compute and storage platform




Figure courtesy of TI

Vision		Radar	Audio/Sound
Rear-View Camera Vision Enhancement Auto-Dimming Headlights Blind-Spot Detection 360 View Parking Assist Sign Recognition Traffic Signal Detection	Lane Detection Rain/Fog Detection Pedestrian Detection Pedestrian Avoidance Eye Focus Detection Driver Monitoring Sign Recognition Vehicle Detection	Front Collision Avoidance Braking Adaptive Cruise Control 360-Degree Hazard Awareness Rear Collision Detection	Rear Object Detection Parking Assist/Auto Park Voice Recognition Cabin Noise Reduction Emergency Recognition

Vision and radar data must be stored for legal and other reasons

3


© 2017 Cadence Design Systems, Inc. All rights reserved.

cadence®

Autonomous Driving

“With great power comes great responsibility”

- Amount of electronics is growing fast (with the level of automation)
- Number of sensors and cameras increases for every level of automation
- Image quality (resolution, frame per second) requirements increase for higher levels of automation
- Advanced driver assistance systems (ADAS) are based on complex SoCs
- Result is more data to stream, process, and store!




4

© 2017 Cadence Design Systems, Inc. All rights reserved.

cadence®

Increased Storage/Memory Bandwidth Demand



ADAS introduces more cameras, better image quality → more data to move and store
Automotive DRAM evolves to handle it—and so should non-volatile memory!

5 © 2017 Cadence Design Systems, Inc. All rights reserved.

cadence®

Comparing Storage and Memory Types


	DRAM	Parallel NOR	Quad / Octal SPI	eMMC	UFS
Nonvolatile	No	Yes	Yes	Yes	Yes
Read/Write Resolution	Byte	Byte	Byte	Page	Page
Write Speed	VVVVV	V	V	VVV	VVVV
Read Speed	VVVVV	VV	VVV	VVV	VVVV
XIP	Yes	Yes	Yes	No	No
Density	High	Low	Low	Highest	Highest
\$ per bit	\$\$	\$\$\$	\$\$\$	\$	\$
Application	Main Memory	Code / Firmware	Code / Firmware	Data	Data

6 © 2017 Cadence Design Systems, Inc. All rights reserved.

cadence®

Storage Architecture in Typical Automotive SoC

- Code storage utilizing serial NOR flash
 - Quad / Octal SPI
 - Up to 400MB/s bandwidth
 - Store boot code and OS + “apps”
 - XIP (eXecute In Place) support
- Data storage utilizing eMMC or UFS
 - Bandwidth over 1GB/s
 - Faster writes (100s of MB/s)
 - Higher density (256GB devices available)
 - Store vision and other “black box” data
 - Cheaper \$/GB




7 © 2017 Cadence Design Systems, Inc. All rights reserved.

cadence®

Code Storage – Available Options

- ✓ Octal SPI delivers more than 2X bandwidth at ¼ pins
- ✓ Package size much smaller → smaller PCB
- Octal SPI requires a controller (Parallel NOR does not)



Lower pin count for improved reliability and simpler design while improving performance!

8 © 2017 Cadence Design Systems, Inc. All rights reserved.

cadence®

cādence®

© 2017 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo, and the other Cadence marks found at www.cadence.com/go/trademarks are trademarks or registered trademarks of Cadence Design Systems, Inc. PCI Express and PCIe are registered trademarks of PCI-SIG. MIPI and M-PHY are registered trademarks owned by MIPI Alliance. USB Type-C and USB-C are trademarks of USB Implementers Forum. All other trademarks are the property of their respective owners.